In at-speed scan testing, capture power is a serious problem because the high power dissipation that can occur when the response for a test vector is captured by flip-flops results in excessive voltage drops, known as IR-drops, which may cause significant capture-induced yield loss. In low capture power test generation, the test vectors that violate capture power constraints in an initial test set are defined as capture-unsafe test vectors, while faults that are detected solely by capture-unsafe test vectors are defined as unsafe faults. It is necessary to regenerate the test vectors used to detect unsafe faults in order to prevent unnecessary yield losses. In this paper, we propose a new low capture power test generation method based on fault simulation that uses capture-safe test vectors in an initial test set. Experimental results show that the use of this method reduces the number of unsafe faults by 94% while requiring just 18% more additional test vectors on average, and while requiring less test generation time compared with the conventional low capture power test generation method.
Introduction
With shrinking feature sizes, growing clock frequencies, and decreasing power supply voltage, modern integrated circuits are increasingly suffering from the impact of timing related defects, such as small delays [1] . At-speed scan testing based on the launch-on-capture (LOC) scheme [2] is widely used to detect timing related defects due to its simplicity, high fault coverage, and strong diagnostic support [3] .
In a full-scan sequential circuit, all functional flip-flops (FFs) are replaced with scan FFs that operate in two modes: shift and capture. The shift mode is used to load a test vector into the scan FFs and to observe the test response. In the capture mode, scan FFs operate as functional FFs and capture the test response of the combinational portion for a test vector into themselves.
Test power in the shift mode is called shift power, while test power in the capture mode is called capture power. Excessive shift power might lead to circuit-damaging high temperatures, while excessive capture power can cause the excessive voltage (IR-drop) problem [4] . Since excessive † † The author is with Graduate School of Industrial Technology, Nihon University, Narashino-shi, 275-8575 Japan.
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IR-drop significantly increases path delay, and thus might result in timing errors, such testing induces unnecessary yield loss [5] .
In this paper, we focus on the capture power problem for at-speed scan testing based on LOC. In at-speed scan testing based on LOC, it is important to reduce launch switching activity (LSA). Numerous LSA reduction methods, generally classified into circuit modification and test vector manipulation, have been proposed to date. Methods based on circuit modification [6] - [9] attempt to reduce capture power by modifying the circuit structures or by inserting some additional hardware in the circuit under test (CUT). In contrast, methods based on test vector manipulation [10] - [22] generate capture-safe test vectors [10] that will not consume excessive power during testing.
The test vector manipulation methods are generally classified into X-filling and test vector regeneration. The Xfilling method assigns logic values (0 or 1) to the don't-care (X) bits in test cubes in order to minimize LSA. In [11] - [18] , low-capture-power (LCP) X-filling methods are proposed. However, in these methods, it is hard to significantly reduce LSA when the specified bits used to detect faults in a test cube can, themselves, cause high LSA. For the above reasons, these methods depend on an initial test set.
In contrast, in test vector regeneration methods [19] - [22] , test vectors are regenerated to satisfy the capture power constraint. These methods employ the conventional automatic test generation (ATG) procedure (like PODEM [23] ) by adding the constraints for backtrack and dynamic compaction processes to directly generate LCP test sets. However, since these methods are based on complete deterministic algorithms, long test generation time and complex implementation are required.
Given a test set and a threshold value of capture power for LSA, test vectors are classified into capture-safe test vectors [10] and capture-unsafe test vectors [10] . Capture power values for LSA of capture-unsafe test vectors are more than the threshold value. Since capture-unsafe test vectors should not be used for at-speed low power scan testing, unsafe faults [10] which can only be detected by capture-unsafe test vectors remain undetected. It is important to reduce the number of unsafe faults to improve fault coverage.
In this paper, we propose a new low-capture-power test generation method for transition faults based on LOC. The method is based on fault simulation that uses capture-safe The remainder of this paper is organized as follows: Sect. 2 describes the motivation behind this paper. Section 3 proposes the new low-capture-power test generation method. Section 4 shows our experimental results, and Sect. 5 concludes the paper.
Motivation

Capture Power Problem
To estimate LSA, several metrics have been proposed [20] , [22] . Most previous studies use simple metrics due to the need for computation efficiency. For example, the toggle count metric considers node state changes (FFs or gates) while the launched weighted switching activity (WSA) metric considers both node state changes and the number of node fan-outs. In this paper, the WSA metric is used to estimate the LSA. The WSA value of a gate is defined as the number of transitions at that gate, which is multiplied by (1 + fanout(g i )). If a transition occurs at gate g i , tran(g i ) is set to 1; otherwise tran(g i ) is set to 0. The WSA value of an entire circuit for one test vector is the sum of the WSA value for each gate in the circuit, which is shown as follows:
In this equation, v i represents the each test vector, and G represents the number of gates in the circuit.
We define capture-unsafe test vectors, capture-safe test vectors, a capture-unsafe test set, a capture-safe test set, unsafe faults, and safe faults using a test set T and a threshold value P th of WSA before describing capture power problem.
(Definition 1: Capture-unsafe test vectors)
Given a test set T and a threshold value P th of WSA, when the WSA value of a test vector in T is more than P th , the test vector is defined as a capture-unsafe test vector. Otherwise, the test vector is defined as a capture-safe test vector.
(Definition 2: Capture-unsafe test set) A set of capture-unsafe test vectors in T is defined as a capture-unsafe test set. While a set of capture-safe test vectors in T is defined as a capture-safe test set.
(Definition 3: Unsafe faults)
Faults which can only be detected by the capture-unsafe test set are defined as unsafe faults. While faults which can be detected by the capture-safe test set are defined as safe faults.
In at-speed scan testing, test vectors that violate capture power constraints are more likely to induce yield loss. This means, for the abovementioned reasons, those test vectors cannot be used for testing. Therefore, it is necessary to maximize the number of faults that can be detected by capture-safe test vectors, or, in other words, to minimize the number of unsafe faults. The capture-safe test generation problem can be formalized as follows:
Capture Safe Test Generation Problem: (Input) a capture-safe test set T safe and a capture-unsafe test set T unsafe (Output) a final test set T ' that the WSA values of each test vector are equal or less than P th (Constraint) a threshold of WSA value P th (Optimization) minimizing the number of unsafe faults
Test Vector Manipulation and Capture Power
We evaluated the changes of WSA values for LSA by test vector manipulation. We conducted a preliminary experiment, the procedure for which is shown in Fig. 1 .
In Fig. 1 , an initial vector set V is randomly generated (Step 1). In this experiment, the number of initial vectors is 1024. For each test vector in V, steps 3 to 5 are the iteration phase. In step4, we randomly flipped specified percentage ( fp) of bits, and the WSA values obtained before and after test vector manipulation are calculated. Finally, the correlation coefficient of WSA values obtained before and after test vector manipulation is calculated (Step 7). Figure 2 shows a test generation model [2] of a transition fault for at-speed scan testing based on LOC. A scan design circuit is unrolled into a 2-time expansion model. In Fig. 2 , PI denotes primary inputs, PO denotes primary outputs, PPI denotes pseudo primary inputs (the outputs of scan flip-flops), and PPO denotes pseudo primary outputs (the inputs of scan flip-flops). The numbers of the parenthesis denote time. In this model, PI(1) and PPI(1) are controllable, and PPO (2) is observable. A test vector is set to PI(1) and PPI (1) . A test response is observed at PPO (2) . The values of PI(1) are set to PI (2) . The values of PPO(1) are set to PPI (2) . PO(1) and PO (2) are not observable.
The results obtained utilizing the ISCAS'89 and ITC'99 benchmark circuits are summarized in Table 1 . In this table, "#of PI+PPI" and "correlation coefficient" denotes the number of (pseudo) primary inputs and the correlation coefficient of WSA values before and after test vector manipulation, respectively.
In this experiment, the bit flip ratios were set as 5, 10, 20, and 30%, and the correlation coefficient of before and after test vector manipulation is given by the following equation.
In this equation, before i and after i represent the WSA of before and after test vector manipulation, before and after are the WSA average before and after test vector manipulation and n represents the number of random vectors. As shown in Table 1 , the WSA correlation coefficients before and after test vector manipulation were both close to 1.0 when the flipped bit ratios were very small. Therefore, we consider it likely that the after test vector manipulation WSA values correlate with the before test vector manipulation WSA values when the ratios of flipped bits are very small. We consider that test vectors generated by test vector manipulation using capture-safe test vectors is more likely to be capture-safe if the ratios of flipped bits are very small. The preliminary experimental results motivated us to propose a new capture-safe test generation method is based on 
Proposed Test Generation Method
Main Idea
In this section, we describe the main idea behind the proposed capture-safe test generation method. Figure 3 shows the concept. A test cube that detects a fault is roughly classified into assignments for fault excitation and assignments for fault propagation. In this paper, the (pseudo) primary input values for fault excitation are defined as a fault excitation cube, while those for fault propagation are defined as a fault propagation cube. Hence, a new test vector can be generated by synthesizing a fault excitation cube and a fault propagation cube. In Fig. 3 , the fault excitation cube (X, 1, X, 0, X) and the fault propagation cube (1, 1, X, X, 0) are synthesized and a new test cube (1, 1, X, 0, 0) that can detect a target fault f , is generated. In this test generation method, the fault excitation cubes are extracted from capture-unsafe test vectors in an initial test set that detects a target unsafe fault f . We conjectured that the number of specified bits required for a fault excitation cube is very small. Based on the results of our experiments in Sect. 4, we found that the number of specified bits required for a fault excitation cube was only 5 to 10% of the (pseudo) primary inputs for many circuits on average. On the other hand, capture-safe test vectors that can propagate the fault effect to pseudo primary output are used as for the fault propagation cube. Thus, from the preliminary experimental results, even if a capture-safe test vector is modified by test vector synthesis with a fault excitation cube, the modified test vector could probably keep capturesafe.
Overview of Proposed Test Generation Method
As shown in Fig. 4 , the whole algorithm of the proposed capture-safe test generation method is composed of test vector synthesis base on fault simulation and static test compaction.
The capture-safe test set T safe and the capture-unsafe test set T unsafe are identified from an initial test set T , are given. As can be seen in the figure, the target unsafe fault set F target is first obtained in Step 1. Then, for each fault f i in F target , test vector synthesis based test generation are (Step 4-7) . Then, static test compaction is performed (Step 9). Finally, the test set T ' is obtained from the union of T comp and T safe (Step 10).
Target Fault Selection
In the proposed test generation method, only those faults that are detected by capture-unsafe test vectors are identified as a target unsafe fault set F target . Table 2 shows an example of target fault identification. In this table, the initial test set is T = {tp1, tp2, tp3, tp4, tp5}. Now, let's suppose that tp1 and tp2 are capture-unsafe test vectors, and tp3, tp4, and tp5 are capture-safe test vectors. Thus, T unsafe = {tp1, tp2}, and T safe = {tp3, tp4, tp5}. The fault simulation result by T is also shown in Table 2 . In Table 2 , a circle in a row tpi and a column fj shows that a fault fj is detected by a test vector tpi. The set of faults that are only detected by test vectors in T unsafe is F target = {f1, f2}.
Test Vector Synthesis Based Test Generation
In this section, we describe the algorithm of the test vector synthesis based capture safe test generation method, an outline of which is shown in Fig. 5 . As can be seen in the figure, first, the fault excitation cube t ex is extracted from a capture-unsafe test vector that can detect the target unsafe fault f target (Step1). The capture-safe test vector t base is selected in a way that ensures the propagation for the fault 
Fault Excitation Cube Extraction
The extraction of a fault excitation cube is similar to X-identification [24] , in that assignments to excite the target unsafe fault f target are identified via path tracing. We extract fault excitation cubes based on fanout-free regions. A fanout-free region is a combinational circuit part with a single output where any fanout is not included. Faults in a fanout-free region certainly pass through the output of that to be detected at pseudo primary outputs. Therefore, a fault excitation cube must not only excite f target , but also propagate the fault effect to the output of a fanout-free region which includes the fault site. Let FFR target be the fauoutfree region where f target exists. In the fault excitation cube extraction step, only assignments to excite target fault f target and propagate a fault effect to the output of FFR target are extracted. Figure 6 shows an example of fault excitation cube extraction. As can be seen in the figure, the fault excitation cube of the target unsafe fault f target is (X, 1, 0, X, X, X). Figure 7 shows an example of capture-safe test vector selection. As can be seen in the figure, there are two capture-safe test vectors. The test vector t base must satisfy the following conditions: Condition-1: t base is a capture-safe test vector. Condition-2: When defining FFR target as a fan-out free region, including a signal of target unsafe fault f target , a fault effect on the output signal of FFR target can be propagated to pseudo primary outputs.
Capture-Safe Test Vector Selection
Since f target exists in FFR target , if a capture-safe test vector can propagate a fault effect to an output signal of FFR target , we consider it likely that f target can be detected by a test vector that is generated from the capture-safe test vector manipulation. As described in Sect. 2, bit manipulation of a test vector by 5∼10% has a limited effect on its WSA value. Therefore, it is highly probable that the generated test vector is capture-safe.
In Fig. 7 , Capture-Safe Test Vector 2 is selected as t base since the fault effect on the output of FFR target is propagated to the pseudo primary output by the test vector. Note that, if there are more than one t base candidates, a test vector with the minimum WSA value is selected.
Test Vector Synthesis
In this step, a new test vector is generated from the operation of a capture-safe test vector (t base ) and a fault excitation cube (t ex ), as shown in Table 3 . Figure 8 shows an example of test vector synthesis. The fault excitation cube X, 1, 0, X, X, X) , and the capture-safe test vector t base is (1, 0, 1, 1, 0, 0) . As the result of the test vector synthesis operation, a new test vector (1, 1, 0, 1, 0, 0) is generated. Note that detection of f target and capture-safety by the new test vector are not guaranteed.
Static Test Compaction
The proposed static compaction method is based on double detection [25] . For original double detection, the order of test vectors is determined as follows: Test vectors that can detect essential faults [25] are simulated first. Next, other test vectors are simulated in reverse order. In the proposed static compaction method, first, test vectors that can detect essential faults are simulated. Next, fault simulation by other test vectors is performed in the ascending order of WSA values.
Experimental Results
The proposed method was implemented in the C language and experiments were conducted on ISCAS'89 and ITC'99 benchmark circuits that could generate a complete test set with 100% fault efficiency in realistic time using 3.4-GHz Intel Core i7 4770 central processing unit (CPU) with 8 GB of memory on Windows 8.1 operating system. We did not evaluated b18, b19, b20, b21 and b22 since ATG tool terminated with remaining aborted faults in realistic time. Since the Synopsys TetraMAX power-aware ATG for transition faults supports a low-capture-power test generation mode, we compared the results of that system with the experimental results obtained using our proposed method. TetraMAX was performed using 3.5-GHz Intel Xeon E3-1280 CPU with 16 GB of memory on SUSE operating system. We could not give the threshold value of WSA to TetaMAX. We could give the threshold value of the ratio for flip-flops with transition to TetraMAX. TetraMAX could also generate test vectors with the minimum number of transitions on flip-flops in the low-capture-power test generation mode. We firstly tried the former. We set the threshold value to 20, 30, 40, and 50. TetraMAX identified many faults as undetectable fault under the constraints for benchmark circuits. It was difficult to determine the appropriate threshold value. Therefore, we finally used the latter. The test set for transition fault model was generated by our in-house Boolean Satisfiability (SAT)-based ATG tool. After that, the static test compaction described in 3.5, X-identification [24] and Table 4 Initial test set Table 5 Experimental results for the number of unsafe faults and test generation time JP-fill [13] that was a don't care filling method for low capture power were applied to the test set. The generated test set was regarded as the initial test set. In [10] , the threshold value used to identify the capture-unsafe test vectors was set to 90% of the maximum capture-power metric values in the initial test set, and in [21] , the threshold values were set to 15% and 20% of the theoretical maximum WSA values which was calculated when transitions occurred on all signal lines in a circuit. In this experiments, the threshold value used to identify the capture-unsafe test vectors was set to 70% of the maximum WSA values in the initial test set. Table 4 shows the information of initial test sets. In this table, "Circuits" denotes the circuit name, "#Det" denotes the number of detected faults, "Max WSA" denotes the maximum WSA value in the initial test set, "#Vec" denotes the number of test vectors, "#Safe vec" denotes the number of capture-safe test vectors, "#Unsafe vec" denotes the number of capture-unsafe test vectors, "#Unsafe flt" denotes the number of unsafe faults, and "Thr" denotes the threshold value of WSA used to identify the capture-unsafe test vectors. The ratios of unsafe faults to detected faults were 0.6 to 10.0%.
The experimental results for the number of unsafe faults and the test generation times are summarized in Table 5. In this table, "Circuits" denotes the circuit name, the "Ini unsafe flt" denotes the number of unsafe faults in the initial test set, "Fin unsafe flt" denotes the number of unsafe faults after capture-safe test generation is applied to initial unsafe faults, "Reduction ratio unsafe flt" denotes , and "Tgen time" denotes test generation time for the initial unsafe faults. "Proposed" and "TetraMAX" denote the experimental results of our proposed test generation method and TetraMAX power-aware ATG, respectively. The fault efficiencies of the initial test sets for a transition fault model were 100%. The proposed method reduced the numbers of capture-unsafe faults by 94% on average. In contrast, TetraMAX reduced the number of capture-unsafe faults by 15% on average. This means that our proposed method can easily detect unsafe faults under given capture power constraints. As can be seen in the table, the proposed method reduced the test generation time about 72 times as the maximum, compared with TetraMAX. Since the proposed test generation method is based on fault simulation, we consider that the proposed method would be effective for large circuits. Table 6 shows the experimental results for the number of test vectors before and after the application of our proposed method. In this table, "Circuits" denotes the circuit name, "Ini safe vec" denotes the numbers of capture-safe test vectors in the initial test sets, "Add safe vec" denotes the number of capture-safe test vectors generated by the proposed capture-safe test generation, "Fin safe vec" denotes Ini safe vec + Add safe vec, "Fin safe vec DD" denotes the number of final capture-safe test vectors after the static test compaction is applied, "Ini vec" denotes the number of initial test vectors, and "Increase ratio testvec" denotes . As can be seen in Table 6 , the proposed capture-safe test generation method generated additional test vectors by 1 to 49% for the circuits (except for s35932) compared with the numbers of capture-safe test Table 6 Experimental results for the number of test vectors Table 7 Experimental results for fault excitation cube and test generation success vectors in the initial test sets. We need to study a dynamic test compaction method for capture-safe test generation to reduce the number of capture-safe test vectors. Table 7 shows the experimental results for fault excitation cubes and the number of the success in test generation. In this table, "Circuits" denotes the circuit name, "Ave" denotes the average ratio of care bits in fault excitation cubes, "Min" denotes the minimum ratio of care bits, "Max" denotes the maximum ratio of care bits, "Mode" denotes the mode value for the ratio of care bits, "#(PI+PPI)" denotes the number of primary inputs and pseudo primary inputs, "#Try" denotes the number of test generation for initial unsafe faults, "#Suc" denotes the number of the success in test generation, "#Fail" denotes the number of the failure in test generation, and "Success ratio testgen" denotes
Suc×100
Try . The ratios of care bits in fault excitation cubes were 0.39 to 20.77% on average. The ratios were less than 10% for all circuits except for b14 and b15. Thus, the ratios of the success in capture-safe test generation were 69 to 100% for all circuits except for b14 and b15. We consider that the ratios (93 to 100%) were high except for s9234. On the other hand, the ratios of care bits in fault excitation cubes were 18.19 and 20.77 for b14 and b15, respectively. The ratios of the success in capture-safe test generation were 72 and 40% for b14 and b15, respectively. Since the ratios of care bits in fault excitation cubes were high, we consider that the ratios of the success in capture-safe test generation were low.
Conclusion
In this paper, we proposed a simulation based test generation method that works by manipulating capture-safe test vectors. Our results show that the proposed test generation method could reduce the number of unsafe faults by an average of 94% while only requiring an average of 10% more test vectors for the circuits (except for s35932) than the initial test set. We also found that proposed test generation method could reduce test generation time about 72 times, based on the of ITC'99 benchmark circuit average as compared with TetraMAX.
Our future work will include developing an effective dynamic test compaction method.
